

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

SUMMER – 19 EXAMINATION

Subject Name: Microprocessor <u>Model Answer</u> Subject Code: 22415

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q. N.	Answer				Marking Scheme
1		Attempt any FIV	E :			10 M
	a	State the function	of BHE	Σ and A_0 pins of 8086.		2 M
	Ans	BHE: BHE stands	for Bus	High Enable. It is available at pin 34 a	nd used to	Explanation:
		indicate the transfe	er of dat	a using data bus D8-D15. This signal is	low during	1 M each
		the first clock cycle	e, therea	fter it is active.	_	
			D.111		5	
				E for the lower byte of the data bus, $pinsD_0$, ,	
				en a byte is to be transferred on the lower	portion of	
		the bus in memory	or I/O o	perations.		
		ВНЕ	Λ.	Word / Pyto gaggs	7	
		БПЕ	A_0	Word / Byte access		
		0	0	Whole word from even address		
		0	1	Upper byte from / to odd address		
		1	0	Lower byte from / to even address		
		1	1	None		
	b	How single steppi	ng or tr	acing is implemented in 8086?		2 M
	Ans	By setting the Traj	p Flag (7	TF) the 8086 goes to single-step mode. In	this mode,	Explanation:
		after the impleme	fter the implementation of every instruction s 8086 generates an internal			

Page No: 1/2 7



		interrupt and by writing some interrupt service routine we can show the content of desired registers and memory locations. So it is useful for debugging the program.	
		OR	
		If the trap flag is set, the 8086 will automatically do a type-1 interrupt after each instruction executes. When the 8086 does a type-1 interrupt, it pushes the flag register on the stack.	
		OR	
		The instructions to set the trap flag are:	
		PUSHF ; Push flags on stack MOV BP,SP ; Copy SP to BP for use as index OR WORD PTR[BP+0],0100H ; Set TF flag POPF ; Restore flag Register	
	c	State the role Debugger in assembly language programming.	2 M
	Ans	Debugger: Debugger is the program that allows the extension of program in single step mode under the control of the user.	Explanation: 2 M
		The process of locating & correcting errors using a debugger is known as Debugger.	
		Some examples of debugger are DOS debug command Borland turbo debugger	
	d	TD, Microsoft debugger known as code view cv, etc Define Macro & Procedure.	2 M
	Ans	Macro: A MACRO is group of small instructions that usually performs one task. It is a reusable section of a software program. A macro can be defined anywhere in a program using directive MACRO &ENDM.	Definition: 1 M each
		General Form:	
		MACRO-name MACRO [ARGUMENT 1,ARGUMENT N]	
		MACRO CODIN GOES HERE	
		ENDM	
		E.G DISPLAY MACRO 12,13	



	MACRO STATEMENTS	
	ENDM	
	Procedure: A procedure is group of instructions that usually performs one task. It is a reusable section of a software program which is stored in memory once but can be used as often as necessary. A procedure can be of two types. 1) Near Procedure 2) Far Procedure	
	Procedure can be defined as	
	Procedure_name PROC	
	Procedure_name	
	ENDP	
	For Example	
	Addition PROC near	
	Addition ENDP	
e	Write ALP for addition of two 8bit numbers. Assume suitable data.	2 M
Ans	.Model small	Correct Program:2 M
	.Data	110g1uiii.2 141
	NUM DB 12H	
	.Code	
	START:	
	MOV AX, @DATA	
	MOV DS,AX	
	MOV AL, NUM	
	MOV AH,13H	



	ADD AL,AH	
	MOV AH, 4CH	
	INT 21H	
	ENDS	
	END	
f	List any four instructions from the bit manipulation instructions of 8086.	2 M
Ans	Bit Manipulation Instructions	For Each
	These instructions are used to perform operations where data bits are involved, i.e. operations like logical, shift, etc.	instruction ½ M
	Following is the list of instructions under this group –	
	 Instructions to perform logical operation NOT – Used to invert each bit of a byte or word. 	
	• AND – Used for adding each bit in a byte/word with the corresponding bit in another byte/word.	
	• OR – Used to multiply each bit in a byte/word with the corresponding bit in another byte/word.	
	• XOR – Used to perform Exclusive-OR operation over each bit in a byte/word with the corresponding bit in another byte/word.	
g	State the use of REP in string related instructions.	2 M
Ans	 This is an instruction prefix which can be used in string instructions. It causes the instruction to be repeated CX number of times. After each execution, the SI and DI registers are incremented/decremented based on the DF (Direction Flag) in the flag register and CX is decremented i.e. DF = 1; SI, DI decrements. E.g. MOV CX, 0023H 	Explanation: 2 M
	CLD	
	REP MOVSB	
	The above section of a program will cause the following string operation	
	ES: $[DI] \leftarrow DS$: $[SI]$	
	$SI \leftarrow SI + I$	



		$DI \leftarrow DI + I$	
		$CX \leftarrow CX - 1$	
		to be executed 23H times (as $CX = 23H$) in auto incrementing mode (as DF is cleared).	
	REPZ/REPE (Repeat while zero/Repeat while equal)		
	 It is a conditional repeat instruction prefix. It behaves the same as a REP instruction provided the Zero Flag is set (i.e. ZF = 1). It is used with CMPS instruction. 		
		REPNZ/REPNE (Repeat while not zero/Repeat while not equal)	
		 It is a conditional repeat instruction prefix. It behaves the same as a REP instruction provided the Zero Flag is reset (i.e. ZF = 0). It is used with SCAS instruction. 	
2		Attempt any THREE of the following:	12 M
	a	Explain the concept of pipelining in 8086. State the advantages of pipelining (any two).	4 M
	Ans	Pipelining:	
		1. The process of fetching the next instruction when the present instruction is being executed is called as pipelining.	Explanation: 2 M,
		 Pipelining has become possible due to the use of queue. BIU (Bus Interfacing Unit) fills in the queue until the entire queue is full. BIU restarts filling in the queue when at least two locations of queue are vacant. 	For any two Advantages: 2 M
		Advantages of pipelining:	
		 The execution unit always reads the next instruction byte from the queue in BIU. This is faster than sending out an address to the memory and waiting for the next instruction byte to come. More efficient use of processor. Quicker time of execution of large number of instruction. In short pipelining eliminates the waiting time of EU and speeds up the processingThe 8086 BIU will not initiate a fetch unless and until there 	



b	Compare Procedure and Macros. (4 points).		
Ans	Procedure Procedure	Macro	Each Point:
	Procedures are used for large group of instructions to be repeated		M (any 4 Points)
	Object code is generated only once in memory.	Object code is generated every time the macro is called.	
	CALL & RET instructions are used to call procedure and return from procedure.	Macro can be called just by writing its name.	
	Length of the object file is less	Object file becomes lengthy.	
	Directives PROC & ENDP are used for defining procedure.	MACRO and ENDM are used for defining MACRO	
	Directives More time is required for its execution	Less time is required for it's execution	
	Procedure can be defined as	Macro can be defined as	
	Procedure_name PROC	MACRO-name MACRO [ARGUMENT,	
		ARGUMENT N]	
	Procedure_name		
	ENDP	ENDM	
	For Example	For Example	
	Addition PROC near	Display MACRO msg	
	Addition ENDP	ENDM	
c	Explain any two assembler directives	of 8086.	4 M
Ans	1. DB – The DB directive is used to BYTE is made up of 8 bits. Declaration examples:	declare a BYTE -2-BYTE variable – A	Explanation for each for any two



(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

Byte1 DB 10h

directives: 2

M

Byte2 DB 255; 0FFh, the max. possible for a BYTE

CRLF DB 0Dh, 0Ah, 24h ;Carriage Return, terminator BYTE

2. DW – The DW directive is used to declare a WORD type variable – A WORD occupies 16 bits or (2 BYTE).

Declaration examples:

Word DW 1234h

Word2 DW 65535; 0FFFFh, (the max. possible for a WORD)

3. DD – The DD directive is used to declare a DWORD – A DWORD double word is made up of 32 bits =2 Word's or 4 BYTE.

Declaration examples:

Dword1 DW 12345678h

Dword2 DW 4294967295;0FFFFFFFh.

4. EQU -

The EQU directive is used to give name to some value or symbol. Each time the assembler finds the given names in the program, it will replace the name with the value or a symbol. The value can be in the range 0 through 65535 and it can be another Equate declared anywhere above or below.

The following operators can also be used to declare an Equate:

THIS BYTE

THIS WORD

THIS DWORD

A variable – declared with a DB, DW, or DD directive – has an address and has space reserved at that address for it in the .COM file. But an Equate does not have an address or space reserved for it in the .COM file.

Example:

A – Byte EQU THIS BYTE

DB 10

A_ word EQU THIS WORD



	DW 1000	
	A_ dword EQU THIS DWORD	
	DD 4294967295	
	Buffer Size EQU 1024	
	Buffer DB 1024 DUP (0)	
	Buffed_ ptr EQU \$; actually points to the next byte after the; 1024th byte in buffer.	
	5. SEGMENT: It is used to indicate the start of a logical segment. It is the name given to the segment. Example: the code segment is used to indicate to the assembler the start of logical segment.	
	6. PROC: (PROCEDURE) It is used to identify the start of a procedure. It follows a name we give the procedure.	
	After the procedure the term NEAR and FAR is used to specify the procedure Example: SMART-DIVIDE PROC FAR identifies the start of procedure named SMART-DIVIDE and tells the assembler that the procedure is far.	
d	Write classification of instruction set of 8086. Explain any one type out of them.	4 M
Ans	classification of instruction set of 8086Data Transfer Instructions	Classification: 2 M,
	 Arithmetic Instructions Bit Manipulation Instructions String Instructions Program Execution Transfer Instructions (Branch & Loop Instructions) Processor Control Instructions Iteration Control Instructions Interrupt Instructions 	Explanation any one type: 2 M
	 Arithmetic Instructions: These instructions are used to perform arithmetic operations like addition, subtraction, multiplication, division, etc. ADD: The add instruction adds the contents of the source operand to the destination operand. 	



(Autonomous)

(ISO/IEC - 27001 - 2013 Certified)

Eg. ADD AX, 0100H

ADD AX, BX

ADD AX, [SI]

ADD AX, [5000H]

ADD [5000H], 0100H

ADD 0100H

ADC: Add with Carry

This instruction performs the same operation as ADD instruction, but adds the carry

flag to the result.

Eg. ADC 0100H

ADC AX, BX

ADC AX, [SI]

ADC AX, [5000]

ADC [5000], 0100H

SUB: Subtract

The subtract instruction subtracts the source operand from the destination operand

and the result is left in the destination operand.

Eg. SUB AX, 0100H

SUB AX, BX

SUB AX, [5000H]

SUB [5000H], 0100H

SBB: Subtract with Borrow

The subtract with borrow instruction subtracts the source operand and the borrow flag

(CF) which may reflect the result of the previous calculations, from the destination

operand

Eg. SBB AX, 0100H

SBB AX, BX

SBB AX, [5000H]

SBB [5000H], 0100H

INC: Increment

This instruction increases the contents of the specified Register or memory location

by 1. Immediate data cannot be operand of this instruction.

Eg. INC AX

INC [BX]

INC [5000H]

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

DEC: Decrement

The decrement instruction subtracts 1 from the contents of the specified register or

memory location.

Eg. DEC AX

DEC [5000H]

NEG: Negate

The negate instruction forms 2's complement of the specified destination in the instruction. The destination can be a register or a memory location. This instruction can

be implemented by inverting each bit and adding 1 to it.

Eg. NEG AL

AL = 0011 0101 35H Replace number in AL with its 2's complement

 $AL = 1100 \ 1011 = CBH$

CMP: Compare

This instruction compares the source operand, which may be a register or an immediate data or a memory location, with a destination operand that may be a register or a memory location

Eg. CMP BX, 0100H

CMP AX, 0100H

CMP [5000H], 0100H

CMP BX, [SI]

CMP BX, CX

MUL: Unsigned Multiplication Byte or Word

This instruction multiplies an unsigned byte or word by the contents of AL.

Eg.

MUL BH ; (AX) (AL) x (BH)
MUL CX ; (DX)(AX) (AX) x (CX)
MUL WORD PTR [SI] ; (DX)(AX) (AX) x ([SI])

IMUL: Signed Multiplication

This instruction multiplies a signed byte in source operand by a signed byte in AL or

a signed word in source operand by a signed word in AX.

Eg. IMUL BH

IMUL CX

IMUL [SI]

CBW: Convert Signed Byte to Word

This instruction copies the sign of a byte in AL to all the bits in AH. AH is then said

to be sign extension of AL.

Page No: 10 /2 7

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

Eg. CBW

AX= 0000 0000 1001 1000 Convert signed byte in AL signed word in AX. Result in AX = 1111 1111 1001 1000

CWD: Convert Signed Word to Double Word

This instruction copies the sign of a byte in AL to all the bits in AH. AH is then said

to be sign extension of AL.

Eg. CWD

Convert signed word in AX to signed double word in DX : AX

DX= 1111 1111 1111 1111

Result in $AX = 1111\ 0000\ 1100\ 0001$

DIV: Unsigned division

This instruction is used to divide an unsigned word by a byte or to divide an unsigned

double word by a word.

Eg.

DIV CL; Word in AX / byte in CL

; Quotient in AL, remainder in AH

DIV CX; Double word in DX and AX / word

; in CX, and Quotient in AX,

; remainder in DX

2) Processor Control Instructions

These instructions are used to control the processor action by setting/resetting the flag values.

STC:

It sets the carry flag to 1.

CLC:

It clears the carry flag to 0.

CMC:

It complements the carry flag.

STD:

It sets the direction flag to 1.

If it is set, string bytes are accessed from higher memory address to lower memory address.

CLD:

It clears the direction flag to 0.

If it is reset, the string bytes are accessed from lower memory address to higher

Page No: 11 /2 7




(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

		memory address.	
3		Attempt any THREE :	12 M
	a	Explain memory segmentation in 8086 and list its advantages.(any two)	4 M
	Ans	Memory Segmentation:	Explanation 2M
		 In 8086 available memory space is 1MByte. 	
		• This memory is divided into different logical segments and each	Any two
		segment has its own base address and size of 64 KB.	Advantages
		 It can be addressed by one of the segment registers. 	2M
		• There are four segments.	

SEGMENT	SEGMENT REGISTER	OFFSET REGISTER
Code Segment	CSR	Instruction Pointer (IP)
Data Segment	DSR	Source Index (SI)
Extra Segment	ESR	Destination Index (DI)
Stack Segment	SSR	Stack Pointer (SP) / Base Pointer (BP)

Page No: 12 /2 7







	CODE GEOMENTE	г .
	CODE SEGMENT	For basic
	ASSUME CS:CODE,DS:DATA	logic may
	START: MOV AX,DATA	give 1-2 M
	MOV DS,AX	
	MOV DX,0000H	
	MOV CX,COUNT	
	MOV SI, OFFSET ARRAY	
	NEXT: MOV AX,[SI]	
	ROR AX,01H	
	JC NEGATIVE	
	INC DL	
	JMP COUNT_IT	
	NEGATIVE: INC DH	
	COUNT_IT: INC SI	
	INC SI	
	LOOP NEXT	
	MOV NEG_COUNT,DL	
	MOV NEG_COUNT,DE MOV POS COUNT,DH	
	_ ,	
	MOV AH,4CH	
	INT 21H	
	CODE ENDS	
	DATEA GEGMENTE	
	DATA SEGMENT	
	ARRAY DW F423H,6523H,B658H,7612H, 2300H,1559H	
	COUNT DW 06H	
	POS_COUNT DB ?	
	NEG_COUNT DB ?	
	DATA ENDS	
	END START	
c	Write an ALP to find the sum of series. Assume series of 10 numbers.	4 M
Ans	; Assume TEN, 8 bit HEX numbers	Correct
	CODE SEGMENT	program: 4 M
	A GOVERNO CO CORE DO DATE.	For basic
	ASSUME CS:CODE,DS:DATA	logic may
	START: MOV AX,DATA	give 1-2 M
	START. MOV AA,DATA	
	MOV DS,AX	
	- · · · · · · · · · · · · · · · · · · ·	
	LEA SI,DATABLOCK	
	MOVCLOAL	
	MOV CL,0AH	
	UP:MOV AL,[SI]	
	ADD RESULT_LSB,[SI]	




(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

	JNC DOWN	
	INC REULT_MSB	
	DOWN:INC SI	
	LOOP UP	
	CODE ENDS	
	DATA SEGMENT	
	DATABLOCK DB 45H,02H,88H,29H,05H,45H,78H,	
	95H,62H,30H	
	RESULT_LSB DB 0	
	RESULT_MSB DB 0	
	DATA ENDS	
	END	
d	With neat sketches demonstrate the use of re-entrant and recursive procedure.	4 M
Ans	Reentrant Procedure: A reentrant procedure is one in which a single copy of the program code can be shared by multiple users during the same period of time. Re-entrance has two key aspects: The program code cannot modify itself and the local data for each user must be stored separately.	Reentrant: 2 M and recursive procedure explanation With both diagram :2M
	PROCEDURE 2 MAINLINE PROCEDURE 1 PROCEDURE 1 PROCEDURE 2 PROCEDURE 1 PROCEDURE 1 RETURN AFTER CALL RETURN TO MAIN PROGRAM PROCEDURE 2	
	Recursive procedures: An active procedure that is invoked from within itself or from within another	
	An active procedure that is invoked from within itself or from within another	

Page No: 15 /2 7







(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

	A9822	
	OR	
	• i.e. Calculate physical Address for the given CS= 3525H, IP= 2450H.	
	CS 3 5 2 5 0 Impl	lied Zero
	IP + - 2 4 5 5	
	Physical Address 3 7 6 A 5 i.e.	376A5H
b	Write ALP to count ODD and EVEN numbers in an array	y. 4 M
Ans	;Count ODD and EVEN No.S In Given ;Array Of 16 Bit No. ;Assume array of 10 no.s CODE SEGMENT ASSUME CS:CODE,DS:DATA START: MOV AX,DATA	Correct program: 4 M For basic logic may give 1-2 M
	MOV DS,AX MOV DX,0000H MOV CX,COUNT MOV SI, OFFSET ARRAY1 NEXT: MOV AX,[SI] ROR AX,01H JC ODD_1 INC DL JMP COUNT IT	
	ODD_1 : INC DH COUNT_IT: INC SI INC SI LOOP NEXT MOV ODD_COUNT,DH MOV EVENCNT,DL MOV AH,4CH INT 21H	
	CODE ENDS DATA SEGMENT ARRAY1 DW F423H, 6523H, B658H, 7612H, 9875H, 2300H, 1559H, 1000H, 4357H, 2981H COUNT DW 0AH ODD_COUNT DB ? EVENCNT DB ?	

Page No: 17 /2 7



(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

	DATA ENDS	
	END START	
С	Write ALP to perform block transfer operation of 10 numbers.	4 M
Ans	;Assume block of TEN 16 bit no.s	Correct
	;Data Block Transfer Using String Instruction	program: 4 M
	CODE SEGMENT	For basic
	ASSUME CS:CODE,DS:DATA,ES:EXTRA	logic may
	MOV AX,DATA	give 1-2 M
	MOV DS,AX	8-11-11-11-11-11-11-11-11-11-11-11-11-11
	MOV AX,EXTRA	
	MOV ES,AX	
	MOV CX,000AH	
	LEA SI,BLOCK1	
	LEA DI,ES:BLOCK2	
	CLD	
	REPNZ MOVSW	
	MOV AX,4C00H	
	INT 21H	
	CODE ENDS	
	DATA SEGMENT	
	BLOCK1 DW 1001H,4003H,6005H,2307H,4569H, 6123H,	
	1865H, 2345H,4000H,8888H	
	DATA ENDS	
	EXTRA SEGMENT	
	BLOCK2 DW ?	
	EXTRA ENDS	
	END	
d	Write ALP using procedure to solve equation such as	4 M
	Z=(A+B)*(C+D)	1 1.2
Ans	; Procedure For Addition	Correct
	SUM PROC NEAR	program: 4 M
	ADD AL,BL	For basic
	RET	logic may
	SUM ENDP	give 1-2 M
	DATA SEGMENT	
	NUM1 DB 10H	
	NUM2 DB 20H	
	NUM3 DB 30H	
	NUM4 DB 40H	
	RESULT DB?	
	DATA ENDS	
	CODE SECMENT	
	CODE SEGMENT	
	ASSUME CS: CODE,DS:DATA	

Page No: 18 /2 7



(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

		START:MOV AX,DATA	
		MOV DS,AX	
		MOV AL,NUM1	
		MOV BL,NUM2	
		CALL SUM	
		MOV CL,AL	
		MOV AL, NUM3	
		MOV BL,NUM4	
		CALL SUM	
		MUL CL	
		MOV RESULT,AX	
		MOV AH,4CH	
		INT 21H	
		CODE ENDS	
		END	
	e	Write ALP using macro to perform multiplication of two 8 Bit Unsigned	4 M
		numbers.	4 1/1
	Ans	; Macro For Multiplication	Correct
		, ivitation of ivitation	program: 4 M
		PRODUCT MACRO FIRST,SECOND	For basic
		MOV AL,FIRST	logic may
		MOV BL,SECOND	give 1-2 M
		MUL BL	g1 v C 1 2 1 v 1
		PRODUCT ENDM	
		TRODUCT ENDIN	
		DATA SEGMENT	
		NO1 DB 05H	
		NO2 DB 04H	
		MULTIPLE DW ?	
		DATA ENDS	
		DATA ENDS	
		CODE SEGMENT	
		ASSUME CS: CODE,DS:DATA	
		START:MOV AX,DATA	
		MOV DS,AX	
		PRODUCT NO1,NO2	
		MOV MULTIPLE, AX	
		MOV AH,4CH	
		INT 21H	
		CODE ENDS	
		END	
5		Attempt any TWO:	12 M
	a	Draw architectural block diagram of 8086 and describe its register	6 M
		organization.	
-	•		

Page No: 19 /2 7



(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

MEMORY
INTERFACE

BIU

C-BUS

6
5
5
STREAM
STREAM
STREAM
GUE

CONTROL
SYSTEM

EU

A-BUS

CONTROL
SYSTEM

EU

A-BUS

OPERANOS
FLAGS

Diagram: 3M

List of Register :1M,

Any 4 registers explanation:

1/2 M each

Register Organization of 8086

- 1. **AX** (Accumulator) Used to store the result for arithmetic / logical operations
- 2. **BX** Base used to hold the offset address or data
- 3. **CX** acts as a counter for repeating or looping instructions.
- 4. **DX** holds the high 16 bits of the product in multiply (also handles divide operations)
- 5. **CS** Code Segment holds base address for all executable instructions in a program
- 6. **SS** Base address of the stack
- 7. **DS** Data Segment default base address for variables
- 8. **ES** Extra Segment additional base address for memory variables in extra segment.
- 9. **BP** Base Pointer contains an assumed offset from the SS register.
- 10. **SP** Stack Pointer Contains the offset of the top of the stack.



	11. SI – Source Index – Used in string movement instructions. The source string is pointed to by the SI register.	
	12. DI – Destination Index – acts as the destination for string movement instructions	
	13. IP – Instruction Pointer – contains the offset of the next instruction to be executed.	
	14. Flag Register – individual bit positions within register show status of CPU or results of arithmetic operations.	
b	Demonstrate in detail the program development steps in assembly language programming.	6 M
Ans	Program Development steps	Each step:
	1. Defining the problem	1M
	The first step in writing program is to think very carefully about the problem that you want the program to solve. 2. Algorithm	(Flowchart symbols are optional)
	The formula or sequence of operations or task need to perform by your program can be specified as a step in general English is called algorithm.	
	3. Flowchart The flowchart is a graphically representation of the program operation or task.	
	Flowchart Symbols	
	Process Input/output Decision	
	Subroutine Start/Termination Connector	
	4. Initialization checklist	
	Initialization task is to make the checklist of entire variables, constants, all the registers, flags and programmable ports.	
	5. Choosing instructions We should choose those instructions that make program smaller in size	
	and more importantly efficient in execution.	
	6. Converting algorithms to assembly language program	
	Every step in the algorithm is converted into program statement using correct and efficient instructions or group of instructions.	



(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

С	Illustrate the use of any three branching instructions.	6 M
An	s BRANCH INSTRUCTIONS	Any 3 branch
	Branch instruction transfers the flow of execution of the program to a new	instructions:
	address specified in the instruction directly or indirectly. When this type	2M each
	of instruction is executed, the CS and IP registers get loaded with new	
	values of CS and IP corresponding to the location to be transferred.	
	<u>Unconditional Branch Instructions:</u>	
	1. CALL: Unconditional Call	
	The CALL instruction is used to transfer execution to a subprogram or	
	procedure by storing return address on stack. There are two types of calls-	
	NEAR (Inter-segment) and FAR(Intra-segment call). Near call refers to a	
	procedure call which is in the same code segment as the call instruction and far	
	call refers to a procedure call which is in different code segment from that of	
	the call instruction.	
	Syntax: CALL procedure_name	
	2. RET: Return from the Procedure.	
	At the end of the procedure, the RET instruction must be executed. When it is	
	executed, the previously stored content of IP and CS along with Flags are	
	retrieved into the CS, IP and Flag registers from the stack and execution of the	
	main program continues further.	
	Syntax:RET	
	3. JMP: Unconditional Jump	
	This instruction unconditionally transfers the control of execution to the	
	specified address using an 8-bit or 16-bit displacement. No Flags are affected	
	by this instruction.	
	Syntax : JMP Label	
	4. IRET: Return from ISR	
	When it is executed, the values of IP, CS and Flags are retrieved from the stack	
	to continue the execution of the main program.	
	Syntax: IRET	
	Conditional Branch Instructions	
	When this instruction is executed, execution control is transferred to the address	
	specified relatively in the instruction	
	1. JZ/JE Label	
	Transfer execution control to address 'Label', if ZF=1.	
	2. JNZ/JNE Label	
	Transfer execution control to address 'Label', if ZF=0	
	3. JS Label	
	Transfer execution control to address 'Label', if SF=1.	

Page No: 22 /2 7

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)


		Page No: 23 /	2 7
	a	Describe any six addressing modes of 8086 with suitable diagram.	6 M
6		Attempt any TWO:	12 M
		Decrease CX, jump to label if CX not zero and ZF=0	
		16. LOOPNZ label	
		Decrease CX, jump to label if CX not zero and Not Equal (ZF = 0).	
		15.LOOPNE label	
		Decrease CX, jump to label if CX not zero and ZF= 1.	
		14.LOOPZ label	
		Equal ($ZF = 1$).	
		13.LOOPE label Decrease CX, jump to label if CX not zero and	
		Decrease CX, jump to label if CX not zero.	
		Transfer execution control to address 'Label', if CX=0 Conditional LOOP Instructions. 12. LOOP Label:	
		Transfer execution control to address 'Label', if CF=0. 11. JCXZ Label	
		9. JB Label Transfer execution control to address 'Label', if CF=1.	
		8. JP Label Transfer execution control to address 'Label', if PF=1.	
		Transfer execution control to address 'Label', if OF=0. 7. JNP Label Transfer execution control to address 'Label', if PF=0.	
		Transfer execution control to address 'Label', if OF=1. 6. JNO Label	
		4. JNS Label	
		A TATOL I I	

Page No: 23 /2 7




(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

Ans Different addressing modes of 8086:



1. Immediate: In this addressing mode, immediate data is a part of instruction, and appears in the form of successive byte or bytes.

ex. MOV AX, 0050H



2. Direct: In the direct addressing mode, a 16 bit address (offset) is directly specified in the instruction as a part of it.

ex. MOV AX,[1000H]



3. Register: In register addressing mode, the data is stored in a register and it is referred using the particular register. All the registers except IP may be used in this mode.

ex. 1)MOV AX,BX

Page No: 24 /2 7

Any 6

addressing

modes correct description:

1M each



(Autonomous) (ISO/IEC - 27001 - 2013 Certified)



4. Register Indirect: In this addressing mode, the address of the memory location which contains data or operand is determined in an indirect way using offset registers. The offset address of data is in either BX or SI or DI register. The default segment register is either DS or ES.

e.g. MOV AX, [BX]

5. Indexed: In this addressing mode offset of the operand is stored in one of the index register. DS and ES are the default segments for index registers SI and DI respectively

e.g. MOV AX, [SI]

6. Register Relative: In this addressing mode the data is available at an effective address formed by adding an 8-bit or 16-bit displacement with the content of any one of the registers BX, BP, SI and DI in the default either DS or ES segment.

e.g. MOV AX, 50H[BX]

7. Based Indexed: In this addressing mode the effective address of the data is formed by adding the content of a base register (any one of BX or BP) to the content of an index register (any one of SI or DI). The default segment register may be ES or DS.

e.g MOV AX, [BX][SI]

8. Relative Based Indexed: The effective address is formed by adding an 8-bit or 16-bit displacement with the sum of contents of any one of the base register (BX or BP) and any one of the index registers in a default segment.

e.g. MOV AX, 50H[BX][SI]

9 .Implied addressing mode:



	No address is required because the address is implied in the instruction itself.	
	e.g NOP,STC,CLI,CLD,STD	
	Instruction	
	Data	
b	Select an appropriate instruction for each of the following & write :	6 M
	i)Rotate the content of DX to write 2 times without carry	
	ii)Multiply content of AX by 06H	
	iii)Load 4000H in SP register	
	iv)Copy the contents of BX register to CS	
	v)Signed division of BL and AL	
	vi) Rotate AX register to right through carry 3 times.	
Ans	i) MOV CL,02H	Each correct answer: 1 M each
	ROR DX,CL	
	(OR)	
	ROR DX,03H	
	ii)	
	MOV BX,06h MUL BX	
	iii)	
	MOV SP,4000H	
	iv)	
	The contents if CS register cannot be modified directly, Hence no instructions are used However examiner can give marks if question is attempted.	
	v)	



	IDIV BL	
	vi)	
	MOV CL,03H	
	RCR AX,CL	
	(OR)	
	RCR AX,03H	
c	Write an ALP to arrange numbers in array in descending order.	6 M
Ans	DATA SEGMENT	Correct
	ARRAY DB 15H,05H,08H,78H,56H	Program: 6M
	DATA ENDS	(For basic
	CODE SEGMENT	logic may
	START:ASSUME CS:CODE,DS:DATA	give 2-4 M)
	MOV DX,DATA	
	MOV DS,DX	
	MOV BL,05H	
	STEP1: MOV SI,OFFSET ARRAY	
	MOV CL,04H	
	STEP: MOV AL,[SI]	
	CMP AL,[SI+1]	
	JNC DOWN	
	XCHG AL,[SI+1]	
	XCHG AL,[SI]	
	DOWN:ADD SI,1	
	LOOP STEP	
	DEC BL	
	JNZ STEP1	
	MOV AH,4CH	
	INT 21H	
	CODE ENDS	
	END START	